SOI-like structures in a bulk semiconductor substrate

ABSTRACT

Bulk silicon is transformed into an SOI-like structure by annealing. Trenches are formed in a bulk substrate to define device sites. The lower portions of the trenches are annealed at low pressure in a hydrogen atmosphere. This transforms the lower trench portions to expanded, spheroidal voids that extend under the device sites. Neighboring voids each reside about half way under an intervening site. A silicon-consuming process forms a liner on the walls of the voids, with the liners on neighboring voids abutting to isolate the intervening device site from the substrate and other device sites.

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a divisional of patent application Ser. No. 10/847,607 (TSM03-1020), entitled “Method of Forming SOI-Like Structure in a Bulk Semiconductor Substrate Using Self-Organized Atomic Migration,” filed May 17, 2004, which application is incorporated herein by reference.

TECHNICAL FIELD

The present invention relates an SOI-like structure formed in a bulk semiconductor substrate and to a method of forming the structure. More particularly, the present invention relates to such a structure and to a method of forming it so that it is capable of acting as a semiconductor device site, the device site having characteristics that approach, or are the equivalent of, SOI device sites.

BACKGROUND

The fabrication of semiconductor devices according to various bulk and SOI protocols is known. In the former, neighboring devices are mutually isolated by intervening deep trenches that are filled with an insulative or dielectric material. Typically, if the bulk material is silicon, the trenches are filled with silicon oxide. In following SOI protocols, a thin layer of a semiconductor is formed on an insulative material. Thereafter, shallow trenches are formed through the semiconductor layer, typically silicon, and are filled with an insulative material, typically silicon oxide.

The major advantage of a bulk substrate over an SOI substrate is that the bulk substrate is substantially less expensive. However, certain devices, such as field effect transistors (FETs), fabricated on and in SOI substrates have several operational advantages over devices fabricated on and in bulk substrates.

It is known that the source/drain-to-substrate junction capacitance of an FET fabricated according to SOI protocols is lower than the source/drain-to-substrate junction capacitance of an FET formed in a bulk-silicon substrate. Further, SOI techniques allow drain current to be significantly higher at low voltages. Thus, as compared to bulk-silicon FETs, FETs fabricated pursuant to SOI protocols exhibit higher speeds (about 20%-35% or more), if both are operated at the same voltage, and reduced power consumption (about 35%-70% or more), if both are operated to give the same speed performance.

Moreover, latchup is eliminated in SOI FETs, which, in conjunction with the ability to retain low intra-well and inter-well leakage currents due to dielectric isolation, permits reduction in isolation spacing design rules, thus permitting increased packing density. Additional advantages of SOI devices with respect to bulk devices include: reduced soft error sensitivity, improved turn-on characteristic, reduced leakage current, and improved reliability by eliminating junction spiking.

There has recently emerged a so-called silicon-on-nothing (“SON”) technology, sometimes referred to as empty-space-in-silicon (“ESS”). See, for example, U.S. Pat. Nos. 6,630,714 to Sato et al. (“'714 patent”) and 6,579,738 to Farrar, et al. (“'738 patent”), and U.S. Published application 20030173617 to Sato, et al. (“'617 published application”); “Toshiba Finds ‘Nothing’ Makes a Better Transistor,” by Goodwins, Dec. 5, 2001, at http://news.zdnet.co.uk/hardware/chips/0.39020354,2100428,00.html (“Goodwins”); Oyo Buturi [a monthly publication of the Japan Society of Applied Physics], Vol. 69, No. 10, pp. 1187-1191, circa 2000, “Formation of SON (Silicon on Nothing) Structure Using Surface Migration of Silicon Atoms,” by Sato et al. at http://www.isap.or.jp/ap/2000/ob6910/p691187.html (“Sato”); “Silicon Process Produces Pockets,” by Patch, in Technology Research News, Dec. 20/27, 2000, at http://www.trrmag.com/122000/silicon_process_produces_pockets 122000.html (“Patch”); and “Empty-Space-In-Silicon Technique for Fabricating a Silicon-On-Nothing Structure,” by Mizushima, et al., in Applied Physics Letters, Vol. 77, No. 20, Nov. 13, 2000, pp. 3290-3292 (“Mizushima”).

The '714 patent discloses an FET formed on a thin silicon layer closing the open top of a cavity formed in a silicon substrate, the sides of the source and drain of the FET abutting STI. Neither the method of forming the cavity nor the method of closing the cavity with the thin semiconductor layer are disclosed.

The '738 patent discloses a method of forming a closed, isolated cavity within a silicon body. A cylindrical hole is formed in the substrate. Thereafter, the substrate is annealed in a deoxidizing ambient, such as hydrogen gas (pressure about 10 torr) at a high temperature (about 1100° C.) to effect self-organized migration of silicon atoms on the surfaces (wall and bottom) of the hole (a description of which effect is attributed to Sato et al., in “Substrate Engineering for the Formation of Empty Space in Silicon Induced by Silicon Surface Migration,” in 1999 IEDM Digest, paper 20.6.1). During annealing the silicon atoms migrate so that their surface energy is minimized. After about one minute, the shape and morphology of the hole changes drastically to that of a sphere-shaped void within the substrate. The hole first closes, then vanishes. A line or matrix of such holes may be similarly treated to form, respectively, a pipe-like void or a plate-like void within the substrate. One or more interconnect holes are then formed in the substrate to intersect the buried void. The interconnect hole and the void are then filled with a selected conductive material.

The '617 published application discloses a method of forming an isolated, closed void in a silicon substrate to achieve benefits like those achieved by SOI. The void ultimately resides beneath the channel of an MOS transistor. The method involves forming a groove having an aspect ratio greater than a critical value in the surface of the substrate and then subjecting the substrate to annealing like that of the '738 patent, except that the annealing time is said to be 10 minutes. This annealing “clos[es] the open portion of the groove . . . to thereby form a cavity.” Indeed, according to the '617 published application, “The important thing with the cavity . . . is that the open portion of the groove with a high aspect ratio is closed by performing a high-temperature annealing to change the groove into a cavity.”

Mizushima, apparently describing the work leading to the '617 application, is to the same effect as the '617 application. Annealing, as in the '617 application, is performed to close a trench or hole formed in a silicon substrate to form a closed void or cavity within the substrate. Mizushima notes that, “[I]n the case of . . . trenches . . . each trench broke up to a spherical empty space or spaces.”

Referring to FIG. 1, the '738 patent, the '617 published application, and Mizushima illustrate that, as a silicon substrate 10 having a hole 12 formed therein, FIG. 1(A), is subjected to annealing, the lower portion of the hole 12 first begins to round and the upper wall portions of the hole or trench begin to close, FIGS. 1(B)-1(D). Further rounding of the lower portion and closing of the upper wall portion of the hole 12 continue as annealing continues, FIG. 1(E). Then, a spheroidal void 14 begins to form, FIGS. 1(D) through 1(F), as the superjacent portion of the hole 12 continues to shrink, FIG. 1(D), closes or pinches off, FIG. 1(E), and becomes discontinuous from the void 14, FIG. 1(F). The hole 12 continues to shrink and closes above the void 14, FIG. 1(G). Finally, the hole 12 disappears, leaving only the void, FIG. 1(H). If a line of holes 12 are formed sufficiently close together, their voids 14 merge to form a pipe-like void (not shown). If a matrix of holes 12 is formed sufficiently close together, their voids 14 merge to form a plate-like void (not shown).

SUMMARY OF THE INVENTION

In a first aspect, the present invention provides for an SOI-like structure including a semiconductor substrate and a trench in the substrate. The trench has an upper portion defined by an upper portion of a trench wall and a lower portion defined by a trench bottom and a lower portion of the trench wall. The structure further includes a device site having a side thereof defined by an upper portion of the a trench wall. The lower portion of the trench defines a void in the substrate located at least partially under the site and communicating with the upper portion of the trench.

In another aspect, the present invention provides for an SOI-like structure including a semiconductor substrate and at least two trenches in the substrate. Each trench has an upper portion, a lower portion, and a trench bottom, respectively. The structure further includes a device site defined by upper portions of the at least two trenches. The structure further includes plural voids in the substrate, each being defined by lower portions and trench bottoms of respective trenches and located partially under the site and each void communicating with a respective upper trench portion.

The foregoing has outlined rather broadly the features and technical advantages of the present invention in order that the detailed description of the invention that follows may be better understood. Additional features and advantages of the invention will be described hereinafter which form the subject of the claims of the invention. It should be appreciated by those skilled in the art that the conception and specific embodiment disclosed may be readily utilized as a basis for modifying or designing other structures or processes for carrying out the same purposes of the present invention. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the invention as set forth in the appended claims.

BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:

FIG. 1 contains FIGS. 1(A) through 1(H), which schematically illustrate the state of the prior art discussed above.

FIG. 2 contains FIGS. 2(A) through 2(G), which illustrate a bulk silicon structure from which a device having SOI-like characteristics may be fabricated according to SOI protocols and steps of a method for making such a structure, both as contemplated by the present invention.

FIG. 3 is a photomicrograph of the SOI-like structures of FIG. 2 fabricated on and in bulk silicon according to the method of FIG. 2.

DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS

The present invention is directed to a method of fabricating an SOI-like structure in a bulk semiconductor substrate 100. The structure may be used in the fabrication of a device, such as an FET, or any other device or element which is improved by SOI fabrication. Although in described embodiments the substrate 100 is silicon, bulk semiconductor substrates 100 of other materials are also contemplated. Specifically, the present method contemplates any substrate material which, like silicon, exhibits self-organized migration of its surface atoms in an appropriate ambient, which ambient is not inimical to later FET or other device fabrication.

FIG. 2(A) shows the bulk substrate 100. Formed on the generally planar free surface 102 of the substrate 100 is a pad layer 104 which may comprise an oxide layer and a nitride layer, both formed by conventional methods. A photoresist layer 106 is conventionally formed on the pad layer 104 and is exposed and developed leaving a mask 106 defining openings 108, see FIG. 2(B). The pad layer 104 and the substrate 100 are then conventionally selectively etched to form sites 110A and 110B on and in each of which an FET or other device will be fabricated, FIG. 2(B).

In FIG. 2(B), there are shown two adjacent sites 110A and 110B on each of which an FET is to be fabricated. The sites 110A and 110B are defined, in part, by an intervening trench 112 produced by the site-forming etching. The sites 110A and 110B are also defined by trenches 116 and 118 which are formed in the substrate 100 simultaneously with the trench 112. The trenches 116 and 118, in turn, partly define other FET sites (not shown) to the left and right, respectively, of the sites 110A and 110B. The trenches have side walls 120 and 122 and a bottom wall 124. The side walls 120 and 122 define the sides of the sites 110A and 110B

Each site 110A and 110B includes a generally planar top surface 102 that was formerly an area of the free surface 102 of the substrate 100 and, after trench-etching, carries a portion of the pad layer 104 underlying a portion of the photoresist layer 106. An FET or other device will be formed on and below each top surface 102 of the sites 110A and 110B.

Although not shown in FIG. 2, between FIGS. 2(A) and 2(B), the walls 120, 122 and 124 of the trenches 112, 116, and 118 may have a conventional sacrificial oxide first deposited thereon and then removed therefrom to render the walls 120, 122 and 124 clean and to round the top comers of the sites 110A and 110B, as is known. If the substrate 100 is silicon, the sacrificial oxide may be SiO₂ thermally formed in a conventional manner in an oxygen-containing gas atmosphere. The gas may be O₂, O₂+H₂, O₂+NH₃, O₂+N₂, or other suitable gas. If desired, a layer of Si₃N₄ may be formed on the sacrificial oxide before its removal, for stress relief purposes.

A first liner 132, which may be silicon oxide, is then formed on the walls 120, 122 and 124 of the trenches 112, 116 and 118, FIG. 2(C). The first liner 132 may be formed by a conventional dry thermal process in a manner similar to the sacrificial oxide. Then, as shown in FIG. 2(D), the first liner 132 on the bottom wall 124 and on only lower portions 120L and 122L of the walls 120 and 122 of the trenches 112, 116 and 118 is removed. Such removal, which exposes the lower wall portions 120L and 122L and the bottom wall 124, may be effected by a conventional dry etch or an equivalent technique. During dry etching, the top comers of the sites 110A and 110B are protected from erosion by the pad layer 104 and the upper portions of the liner 132. The first liner 132 remains on upper portions 120U and 122U of the walls 120 and 122. Removal of the first liner 132 from only the lower wall portions 120L and 122L and from the bottom wall 124 may be achieved by a conventional mask-and-dry etch technique or its equivalent. After removing the first liner 132 from the wall surfaces of the trenches 112, 116 and 118—except for the upper wall portions 120U and 122U—the mask, if used, is removed.

As shown in FIG. 2(E), the bulk silicon substrate 100 is then subjected to low pressure (about 10 torr) annealing (at about 800°-950° C.) in hydrogen gas to achieve self-organized migration of the silicon atoms, the phenomenon described above with respect to the prior art. Self-organized migration of the silicon atoms transforms the exposed wall surfaces 120L, 122L and 124 of the trenches 112, 116 and 118, similar to the transformation shown in FIGS. 1(A) through 1(D). The surfaces affected by this migration are those surfaces 120L, 122L and 124 not covered by the remaining liner 132 or the layers 104 and 106.

Referring to FIG. 2(E), as annealing proceeds, the lower portions of the trenches 112, 116 and 118 defined by the surfaces 120L, 122L and 124 first begin to assume rounded configurations as they expand outwardly and downwardly, as in FIGS. 1(B) through 1(E), forming opposed voids or open volumes 140 and 142, the former being partly under one site 110A and the latter being partly under the adjacent site 110B. Annealing proceeds until each opposed void volume 140 and 142 resides beneath about one-half of its associated site, 110A and 110B. When and as this point is reached, and before the voids 140 and 142 close, as occurs in FIG. 1(E), annealing and migration are terminated.

Still referring to FIG. 2(E), the upper portion of each trench 112, 116 and 118, defined by the wall surfaces 120U and 122U, communicates with the combined opposed void volume 140+142. Beneath each site 110A and 110B are respective neighboring void volumes 142 and 140 that result from the transformation of the lower surfaces 120L, 122L and 124 of the trenches 116 and 118 to the left and right of the trench 112. In FIG. 2(E), the neighboring voids 142 and 140 (from left to right) under each site 110A and 110B are shown as being separated by a narrow region 150 comprising the remaining silicon of the substrate 100 under the sites 110A and 110B. Accordingly, each site 110A and 110B may be viewed as residing on a quasi-island 156 of silicon.

In FIG. 2(F), a second liner 160 is formed on the wall of each opposed void volume 140+142. The second liner 160 may be formed similarly to the formation of the first liner 132 or by another conventional technique which consumes silicon as it forms the second liner 160 with a volume greater than the volume of the consumed silicon. Preferably, the formation of the second liner 160 is carried out so that the second liners 160 on the walls of adjacent void volumes 142 and 140 beneath a given site 110 abut, as in FIG. 2(F), or very nearly abut, as in FIG. 3. Appropriate control of the annealing-migration process will achieve a desired spacing, or lack of spacing, between the second liners 160 on the walls of neighboring voids 142 and 140 under a site 110. As will be appreciated, such abutment or near abutment effectively electrically isolates each silicon island 156 bearing a site 110 from the remainder of the silicon substrate 100 and from neighboring sites 110.

Referring to FIGS. 2(G) and 3, the upper portions of the trenches 112, 116 and 118 defined by the upper wall portions 120U and 122U covered with the second liner 160 and the interiors of the void volumes 140 and 142 are then filled with a suitable insulative material 180, such as silicon oxide. This is preferably achieved by HDP or an equivalent process capable of filling small gaps and spaces. There is thus formed an SOI-like structure 200 fabricated from a bulk silicon substrate 100.

Following fabrication of the SOI-like structure 200, the structure 200 may be planarized by CMP or other functionally equivalent process to remove the layers 104 and 106 and the upper portions of the material 180. Thereafter, conventional fabrication methods may be employed to form FETs or other devices on and in the surfaces 102 of the silicon islands 156.

It has been found that the filled trench-void combinations 112-140-142, 116-140-142, etc., in the relatively inexpensive bulk substrate 100 are analogous and functionally equivalent to STI structures using a relatively expensive SOI substrate. The new steps added to traditional bulk substrate processing are the formation of the liner 132 (a step performed in conventional SOI processing); the removal of the liner 132 from the lower surfaces 120L, 122L and 124 of the trenches 112, 116 and 118; and the annealing-migration process to form the voids 140 and 142.

Although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present invention, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present invention. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps. 

1. An SOI-like structure, comprising: a semiconductor substrate; a trench in the substrate, the trench having an upper portion defined by an upper portion of a trench wall and a lower portion defined by a trench bottom and a lower portion of the trench wall; a device site having a side thereof defined by an upper portion of the a trench wall; and the lower portion of the trench defining a void in the substrate located at least partially under the site and communicating with the upper portion of the trench.
 2. The structure as in claim 1 further comprising: a liner on the upper portion of the trench.
 3. A transistor fabricated on the device site of claim
 1. 4. An FET fabricated on the device site of claim
 1. 5. An SOI-like structure, comprising: a semiconductor substrate; at least two trenches in the substrate, each trench having an upper portion, a lower portion, and a trench bottom, respectively, a device site defined by upper portions of the at least two trenches; and plural voids in the substrate, each being defined by lower portions and trench bottoms of respective trenches and located partially under the site and each void communicating with a respective upper trench portion.
 6. The structure as in claim 5 further comprising: a liner on the upper portion of each respective trench and not on the lower portion of each respective trench wall.
 7. A transistor fabricated on the device site of claim
 5. 8. An FET fabricated on the device site of claim
 5. 